



1 / 8

FIG. 1




2 / 8

FIG. 2




3 / 8

FIG. 3



4 / 8


FIG. 4




5 / 8

FIG. 5(a)


V-BIT IS 0 IN THE STATUS REGISTER

**FIG. 5(b)**

CACHE-STALL SIGNAL IS HIGH LEVEL


**FIG. 5(c)**

SAME PAGE ADDRESS IS ACCESSED



6 / 8

FIG. 6



7 / 8

FIG. 7




FIG. 8





FIG. 9



8 / 8

FIG. 10(a)




FIG. 10(b)

